Resumes & CV records
Resumes
Specialist 3
Work:
Columbia County Ga
Specialist 3
Specialist 3
Jonathan W Babb, 5514 Blueberry Ln, Lexington, MA 02420
Jonathan Babb Phones & Addresses
14 Blueberry Ln, Lexington, MA 02420
Watertown, MA
975 Memorial Dr, Cambridge, MA 02138 617-6611132
Princeton, NJ
48 Shipway Pl, Charlestown, MA 02129 617-2422290
Boston, MA
20 Watertown St UNIT 205, Watertown, MA 02472
Work
Position:
Production Occupations
Education
Degree:
High school graduate or higher
Mentions for Jonathan W Babb
Publications & IP owners
Us Patents
Bio-Field Programmable Gate Array And Bio-Programmable Logic Array: Reconfigurable Chassis Construction
US Patent:
2011025, Oct 20, 2011
Filed:
Nov 15, 2010
Appl. No.:
12/946604
Inventors:
Jonathan William Babb - Watertown MA, US
Ron Weiss - Newton MA, US
Thomas Knight - Cambridge MA, US
Adam Rubin - Cleveland OH, US
Ron Weiss - Newton MA, US
Thomas Knight - Cambridge MA, US
Adam Rubin - Cleveland OH, US
Assignee:
Massachusetts Institute of Technology - Cambridge MA
International Classification:
C40B 40/08
C12N 15/64
C12N 1/21
C12N 15/64
C12N 1/21
US Classification:
506 17, 4352523, 43525233, 435 914
Abstract:
Aspects of the invention relate to reconfigurable chassis that allow for rapid construction and optimization of biocircuits.
Programmable Multiplexing Input/Output Port
US Patent:
5847578, Dec 8, 1998
Filed:
Jan 8, 1997
Appl. No.:
8/780527
Inventors:
Michael Donald Noakes - Somerville MA
Charles W. Selvidge - Charlestown MA
Anant Argarwal - Framingham MA
Jonathan Babb - Ringgold GA
Matthew L. Dahl - Marlborough MA
Charles W. Selvidge - Charlestown MA
Anant Argarwal - Framingham MA
Jonathan Babb - Ringgold GA
Matthew L. Dahl - Marlborough MA
Assignee:
Virtual Machine Works - Cambridge MA
International Classification:
H03K 738
H03K 1900
H03K 1900
US Classification:
326 39
Abstract:
A programmable logic circuit includes a programmable logic array which generates a plurality of output signals for output from a single port on the programmable logic circuit, and which processes a plurality of input signals received from a single port on the programmable logic circuit. The programmable logic circuit also includes multiplexing means for receiving the plurality of output signals generated by the programmable logic array and for multiplexing the plurality of output signals. An output port outputs, from the programmable logic circuit, the multiplexed plurality of output signals generated by the programmable logic array. An input port receives a multiplexed plurality of input signals, and a demultiplexing means demultiplexes the multiplexed plurality of input signals and configurably communicates the demultiplexed plurality of input signals to the programmable logic array. This demultiplexing means and the multiplexing means are each operable at a clock speed which is different from a clock speed of the programmable logic array.
Virtual Interconnections For Reconfigurable Logic Systems
US Patent:
5761484, Jun 2, 1998
Filed:
Sep 28, 1995
Appl. No.:
8/530323
Inventors:
Anant Agarwal - Framingham MA
Jonathan Babb - Cambridge MA
Russell Tessier - Cambridge MA
Jonathan Babb - Cambridge MA
Russell Tessier - Cambridge MA
Assignee:
Massachusetts Institute of Technology - Cambridge MA
International Classification:
G06F 1750
US Classification:
395500
Abstract:
A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A "softwire" compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device.
Virtual Interconnections For Reconfigurable Logic Systems
US Patent:
5596742, Jan 21, 1997
Filed:
Apr 2, 1993
Appl. No.:
8/042151
Inventors:
Anant Agarwal - Framingham MA
Jonathan Babb - Ringgold GA
Russell Tessier - Cambridge MA
Jonathan Babb - Ringgold GA
Russell Tessier - Cambridge MA
Assignee:
Massachusetts Institute of Technology - Cambridge MA
International Classification:
G06F 1750
US Classification:
395500
Abstract:
A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A "softwire" compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device.
Rapid Assembly Of Multiple Arbitrary Length Dna Fragments
US Patent:
2014014, May 29, 2014
Filed:
Sep 23, 2011
Appl. No.:
13/825684
Inventors:
Jonathan William Babb - Watertown MA, US
Shuo Cory Li - Cambridge MA, US
Thomas Knight - Cambridge MA, US
Ron Weiss - Newton MA, US
Shuo Cory Li - Cambridge MA, US
Thomas Knight - Cambridge MA, US
Ron Weiss - Newton MA, US
International Classification:
C12P 19/34
US Classification:
536 231, 435 915
Abstract:
Aspects herein relate to composition, and related methods, for isolating and assembling DNA molecules without intermediate cloning steps.
NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.