BackgroundCheck.run
Search For

Matthew H Klein, ~47Winter Park, FL

Matthew Klein Phones & Addresses

Winter Park, FL   

Orange Pk, FL   

Oviedo, FL   

Lancaster, PA   

Redwood City, CA   

Alexandria, VA   

Seminole, FL   

Orlando, FL   

Rockville, MD   

Mentions for Matthew H Klein

Professional Records

Lawyers & Attorneys

Matthew Klein Photo 1

Matthew Adam Klein, Orlando FL - Lawyer

Address:
Jackson Lewis, LLP
390 N Orange Ave Ste 1285, Orlando, FL 32801
407-2468440 (Office), 407-2468441 (Fax)
Licenses:
Florida - Member in Good Standing 2008
Education:
University of Florida, Fredric G. Levin College of LawDegree JD - Juris Doctor - Law
Specialties:
Employment / Labor - 50%
Litigation - 50%
Matthew Klein Photo 2

Matthew A. Klein, Orlando FL - Lawyer

Office:
Jackson Lewis P.C.
390 N. Orange Avenue, Suite 1285, Orlando, FL 32801
Phone:
407-2468440 (Phone)
Specialties:
Labor and Employment
ISLN:
919730722
Admitted:
2008, Florida and U.S. District Court, Middle District of Florida, 2009, U.S. District Court, Northern District of Florida, 2010, U.S. District Court, Southern District of Florida
University:
University of Florida, B.S., International Business Economics, cum laude, 2004
Law School:
University of Florida Levin College of Law, J.D., 2007
Links:
Site
Biography:
Matthew Klein is an Associate in the Orlando office of Jackson Lewis P.C. Prior to joining Jackson Lewis, and since 2008, he worked in the labor and employment department of a state-wide firm where he...
Matthew Klein Photo 3

Matthew J Klein - Lawyer

Licenses:
New Jersey - Active 2007

Medicine Doctors

Matthew A. Klein

Specialties:
General Surgery, Vascular Surgery
Work:
Surgical Assocs Palm Bch CtyBoca Care Surgical Associates Of Palm Beach County
670 Glades Rd STE 300, Boca Raton, FL 33431
561-3952626 (phone) 561-3957026 (fax)
Site
Education:
Medical School
University of Texas Medical School at San Antonio
Graduated: 1977
Procedures:
Hernia Repair, Liver Transplant, Sigmoidoscopy, Endoscopic Retrograde Cholangiopancreatography (ERCP), Gallbladder Removal, Laparoscopic Appendectomy, Laparoscopic Gallbladder Removal, Proctosigmoidoscopy, Small Bowel Resection, Tracheostomy, Upper Gastrointestinal Endoscopy, Varicose Vein Procedures
Conditions:
Cholelethiasis or Cholecystitis, Intestinal Obstruction, Melanoma, Varicose Veins, Ventral Hernia, Abdominal Hernia, Appendicitis, Breast Disorders, Femoral Hernia, Gastrointestinal Hemorrhage, Hemorrhoids, Inguinal Hernia, Intussusception, Ischemic Bowel Disease, Malignant Neoplasm of Female Breast, Pancreatic Cancer, Rectal, Abdomen, Small Intestines, or Colon Cancer, Skin Cancer
Languages:
English, Spanish
Description:
Dr. Klein graduated from the University of Texas Medical School at San Antonio in 1977. He works in Boca Raton, FL and specializes in General Surgery and Vascular Surgery. Dr. Klein is affiliated with Boca Raton Regional Hospital and Delray Medical Center.

Matthew H. Klein

Specialties:
Clinical Cardiac Electrophysiology
Work:
Tenet Florida Physicians Services
3375 Burns Rd STE 101, Palm Beach Gardens, FL 33410
561-6226550 (phone) 561-6226331 (fax)
Education:
Medical School
George Washington University School of Medicine and Health Science
Graduated: 2002
Procedures:
Cardiac Catheterization, Cardiac Stress Test, Cardioversion, Continuous EKG, Echocardiogram, Electrocardiogram (EKG or ECG), Pacemaker and Defibrillator Procedures
Conditions:
Aortic Valvular Disease, Atrial Fibrillation and Atrial Flutter, Cardiac Arrhythmia, Cardiomyopathy, Conduction Disorders, Endocarditis, Heart Failure, Hypertension (HTN), Ischemic Heart Disease, Mitral Valvular Disease, Paroxysmal Supreventricular Tachycardia (PSVT), Transient Cerebral Ischemia
Languages:
English, Spanish
Description:
Dr. Klein graduated from the George Washington University School of Medicine and Health Science in 2002. He works in Palm Beach Gardens, FL and specializes in Clinical Cardiac Electrophysiology. Dr. Klein is affiliated with Jupiter Medical Center and Palm Beach Gardens Medical Center.

Matthew S. Klein

Specialties:
Anesthesiology
Work:
North American Partners AnesthesiologyNorth American Partners In Anesthesia
300 2 Ave, Long Branch, NJ 07740
732-9236980 (phone) 732-9236977 (fax)
Site
Education:
Medical School
Northwestern University Feinberg School of Medicine
Graduated: 1986
Languages:
English
Description:
Dr. Klein graduated from the Northwestern University Feinberg School of Medicine in 1986. He works in Long Branch, NJ and specializes in Anesthesiology. Dr. Klein is affiliated with Monmouth Medical Center.
Matthew Klein Photo 4

Matthew Brady Klein

Specialties:
Plastic Surgery
Surgery
Education:
Yale University (1997)

License Records

Matthew David Klein

Licenses:
License #: 0672 - Active
Category: Architecture
Issued Date: Nov 28, 2016
Expiration Date: Dec 31, 2017

Matthew R Klein

Licenses:
License #: 12202 - Expired
Category: Emergency Medical Care
Issued Date: Dec 31, 1996
Effective Date: Jul 19, 2005
Expiration Date: Dec 31, 1999
Type: EMT

Business Records

Name / TitleCompany / ClassificationPhones & Addresses
Mr. Matthew Joseph Klein
Owner
San Francisco Waterproofing Masonry
Waterproofing Contractors. Mason Contractors
PO Box 2194, South San Francisco, CA 94083
415-7200159
Matthew Klein
Executive Officer
Releasenow.com
Offices and Clinics of Health Practitioners
100 Independance Dr., Menlo Park, CA 94025
Website: releasenow.com
Matthew Klein
Genaral Manager
Com. Tam Thuan Kieu
Eating Places
4121 Sw 34Th St, Orlando, FL 32811
Matthew Joseph Klein
Owner
San Francisco Waterproofing Masonry PO Box 2194, South San Francisco, CA 94083
415-7200159
Matthew Klein
Treasurer
Congregation of Beth Am, Incorporated PO Box 915756, Longwood, FL 32791
3899 Sand Lk Rd, Longwood, FL 32779
Matthew B. Klein Matthew B. Klein, M.D. Consulting, LLC 200 Page Ml Rd, Palo Alto, CA 94306
3003 Olin Ave, San Jose, CA 95128
Matthew L. Klein LA FAMILIA ARREDONDO LLC
Matthew L. Klein DKJD, LLC

Publications

Us Patents

Reversible Input/Output Delay Line For Bidirectional Input/Output Blocks

US Patent:
7589557, Sep 15, 2009
Filed:
Apr 18, 2006
Appl. No.:
11/405901
Inventors:
Jason R. Bergendahl - Sunnyvale CA,
Qi Zhang - Milpitas CA,
Jian Tan - Fremont CA,
Matthew H. Klein - Redwood City CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
H03K 19/173
US Classification:
326 41, 326 37
Abstract:
An input/output (I/O) structure includes a delay element usable for the input path, the output path, or both input and output paths in a user design. In a first mode, the delay element is included in the input path. In a second mode, the delay element is included in the output path. In a third mode, the I/O structure includes the delay in both outgoing signal paths and incoming signal paths, e. g. , by utilizing an output tristate signal to control the direction of the delay line. When the output buffer is driving, the delay is inserted in the output path. When the output buffer is tristated, the delay is inserted in the input path. Thus, a single delay element is dynamically shared by both input and output signals that use the same I/O pad. In an optional fourth mode, the delay element is bypassed by both input and output signals.

Input/Output Block And Operation Thereof

US Patent:
8018250, Sep 13, 2011
Filed:
Oct 19, 2010
Appl. No.:
12/907850
Inventors:
Matthew H. Klein - Redwood City CA,
Jian Tan - Fremont CA,
Ketan Sodha - Fremont CA,
Madan M. Patra - Santa Clara CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
H03K 19/00
H03K 19/02
US Classification:
326 56, 326 30, 710302, 710304
Abstract:
An embodiment of a method for operation of an input/output block is disclosed. For this embodiment of the method, a first attribute is set for a first disable signal for an input driver. A first tri-state condition is removed from an output driver. In response to the removing of the first tri-state condition, the input driver is placed in a second tri-state condition.

Method And Apparatus Involving A Receiver With A Selectable Performance Characteristic

US Patent:
8030967, Oct 4, 2011
Filed:
Jan 30, 2009
Appl. No.:
12/363653
Inventors:
Jian Tan - Fremont CA,
Matthew H. Klein - Redwood City CA,
Atul V. Ghia - San Jose CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
H03K 19/094
H03K 3/00
H03B 1/00
US Classification:
326 83, 327108
Abstract:
A circuit has a programmable mode control section, and a receiver section with first and second input terminals and an output terminal. The method and apparatus involve setting the mode control section to one of first and second states in response to user input, and operating the receiver section in first and second operational mode when the mode control section respectively has the first and second states, wherein in the first operational mode the receiver section provides higher performance and consumes more power than in the second operational mode.

Clock Distribution To Facilitate Gated Clocks

US Patent:
8058905, Nov 15, 2011
Filed:
Jan 31, 2009
Appl. No.:
12/363722
Inventors:
Matthew H. Klein - Redwood City CA,
Richard W. Swanson - San Jose CA,
Trevor J. Bauer - Boulder CO,
Steven P. Young - Boulder CO,
Andy DeBaets - Cupertino CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
H03K 19/00
H03K 3/356
US Classification:
326 93, 327208
Abstract:
Circuits and methods for facilitating distribution of gated clocks in a programmable integrated circuit such as a field programmable gate array (FPGA) are described. Dynamic power savings are achieved in a FPGA by providing gated clock driver circuitry at various places in a hierarchical clock distribution network. The gated clock circuitry provides a clock signal gated by an enable signal to clocked elements. Configurable logic blocks (CLBs) comprising the clocked elements and programmable interconnect tiles are disposed in the gate array. Clock signals are distributed to the CLBs via a clock distribution network. Clock enable signals are provided corresponding to some of the clock signals. Clock buffers or drivers are provided within the clock distribution network that drive gated clock signals to CLBs. By disabling certain clocked elements using one or more embodiments of the invention when portions of the FPGA are inactive, dynamic power consumption is reduced.

System And Methods For Reducing Clock Power In Integrated Circuits

US Patent:
8104012, Jan 24, 2012
Filed:
Jan 31, 2009
Appl. No.:
12/363721
Inventors:
Matthew H. Klein - Redwood City CA,
Edward S. McGettigan - San Jose CA,
Stephen M. Trimberger - San Jose CA,
James M. Simkins - Park City UT,
Brian D. Philofsky - Longmont CO,
Subodh Gupta - Belmont CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
G06F 17/50
US Classification:
716132, 716105
Abstract:
Dynamic power savings and efficient use of resources are achieved in a programmable logic device (PLD) such as a field programmable gate array (FPGA) or complex programmable logic device (CPLD) by receiving a design netlist specifying a circuit including clock signals, clock buffers, clock enable signals and synchronous elements, examining the design netlist to identify synchronous elements coupled to common clock and clock enable signals, cutting the clock signals to the synchronous elements to form a modified design netlist, inserting gated clock buffers into the modified netlist to output gated clock signals to the synchronous elements, responsive to the clock enable signals, and performing placement and routing on the modified netlist. A system for performing the method on an EDA tool is provided. The methods may be provided as executable instructions stored on a computer readable medium which cause a programmable processor to perform the methods.

Reducing Power Consumption In A Segmented Memory

US Patent:
8503264, Aug 6, 2013
Filed:
Nov 18, 2011
Appl. No.:
13/300512
Inventors:
Sridhar Narayanan - Cupertino CA,
Sridhar Subramanian - Cupertino CA,
Matthew H. Klein - Redwood City CA,
Patrick J. Crotty - San Jose CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
G11C 5/14
US Classification:
365227, 365226, 365229
Abstract:
A memory structure can include a first memory block including a plurality of memory cells corresponding to a first subset of addresses of a range of addresses and a second memory block including a plurality of memory cells corresponding to a second subset of addresses of the range of addresses. The memory structure can include control circuitry coupled to the first memory block and the second memory block and configured to provide control signals to the first memory block and the second memory block. The first memory block and the second memory block can be configured to implement a reduced power mode independently of one another responsive to the control signals.

Method And Apparatus For Single Event Upset (Seu) Detection And Correction

US Patent:
8635581, Jan 21, 2014
Filed:
Mar 15, 2013
Appl. No.:
13/842502
Inventors:
Weiguang Lu - San Jose CA,
Karthy Rajasekharan - Santa Clara CA,
Matthew H. Klein - Redwood City CA,
Restu I. Ismail - San Jose CA,
Assignee:
Xilinx, Inc. - San Jose CA
International Classification:
G06F 11/22
G06F 17/50
US Classification:
716136, 716117
Abstract:
A method, non-transitory computer readable medium, and apparatus for performing single event upset detection and correction are disclosed. For example, the method comprises: setting, by a processor, at least one starting address for each of a plurality of rows of a design for an integrated circuit, setting, by the processor, at least one ending address for each of the plurality of rows of the design, and performing, by the processor, the single event upset detection and correction scan in parallel, from the at least one starting address for each of the plurality of rows to the at least one ending address for each of the plurality of rows.

Therapeutic Cell Preparation Grafts And Methods Of Use Thereof

US Patent:
2003009, May 15, 2003
Filed:
Jan 11, 2002
Appl. No.:
10/044004
Inventors:
Matthew Klein - Los Altos CA,
Charles Cuono - Chandler AZ,
International Classification:
A61K048/00
C12N005/08
C12N015/85
US Classification:
424/093210, 435/366000, 435/455000
Abstract:
A biological preparation including genetically modified cells together with biocompatible matrices and methods of use thereof are provided. The biological preparation is useful in treating a subject at risk for or suffering from a disease in a controllable dosage and time-dependent manner, and for in vitro and in vivo screening of candidate drug therapies

Isbn (Books And Publications)

Con Ed

Author:
Matthew Klein
ISBN #:
0446579556

Simply Light Cooking: From The Kitchens Of Weight Watchers

Author:
Matthew Klein
ISBN #:
0452268753

The Joy Of Ice Cream

Author:
Matthew Klein
ISBN #:
0812044266

The Joy Of Ice Cream

Author:
Matthew Klein
ISBN #:
0812056302

The Disney Party Handbook

Author:
Matthew Klein
ISBN #:
0786841052

The Disney Party Handbook

Author:
Matthew Klein
ISBN #:
0786850493

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.