David G Mavis, 7571 Lightning Ln, Jemez Springs, NM 87025

6127864, Oct 3, 2000

Aug 19, 1998

9/136872

David G. Mavis - Albuquerque NM
Paul H. Eaton - Albuquerque NM

Mission Research Corporation - Albuqueque NM

H03K 513

327144

A temporally redundant latch for use in integrated circuit (IC) devices redundantly samples data output from logic or other circuitry at multiple time-shifted periods to provide multiple, independent data samples from which a correct data sample can be selected. The latch has three sampling circuits (e. g. , D flip-flops or DICE latches) that sample the logic data output at three different and distinct sampling times. The latch also has a sample release circuit coupled to the sampling circuits to select and output a majority of the samples collected by the sampling circuits at a fourth time that again is different and distinct from the three sampling times. The latch affords both spatial parallelism due to the multiple parallel sampling circuits and temporal parallelism resulting from the clocking scheme involving multiple time-spaced clock signals. The temporally redundant latch is immune to upsets that might occur in the latch itself, as well as upsets that occur in the circuitry and upsets that might occur in any clocking and control signals on the IC device.

6094066, Jul 25, 2000

Aug 3, 1996

9/128986

David G. Mavis - Albuquerque NM

Mission Research Corporation - Albuquerque NM

H03K 19177

326 41

A field programmable gate array has multiple logic units interconnected via level-0 routing structure to form tier 0 logic tiles. The level-0 routing structure has horizontal wiring and vertical wiring that is interconnected via a horizontal-to-vertical directional routing switch that transfers signals from the horizontal wiring to the vertical wiring. The tier 0 logic tiles are nested within and interconnected by a level-1 routing structure to form tier 1 logic tiles. The level-1 routing structure has horizontal wiring and vertical wiring that is interconnected via a vertical-to-horizontal directional routing switch that transfers signals from the vertical wiring to the horizontal wiring. The level-0 routing structure is also interconnected to the level-1 routing structure via inter-level routing switches. Signals traveling between any two logic units within a common tier 0 logic tile traverse at most one directional routing switch within the level-0 routing structure.