Gerald T Caracciolo, 682 Millhouse Ln, Cherry Hill, NJ 08003

7142567, Nov 28, 2006

Dec 10, 1999

09/459237

Gerald T. Caracciolo - Cherry Hill NJ, US
Steven Zack - Burlington NJ, US

Sedna Patent Services, LLC - Philadelphia PA

H04J 3/06

370516, 725 87

A rate generator for generating a plurality of different frequencies that represent video requests in a video on demand (VOD) system. The rate generator comprises a plurality of parallel groups, each group comprising a phase accumulator module having a plurality of phase accumulators, a phase increment model having a plurality of phase increment registers, and an adder, coupled to the phase accumulator module and the phase increment module. The adder sums the phase increment value from the phase from the phase increment module and the output of the phase accumulator module and provides the value back to the phase accumulator module. When the sum reaches a pre-determined value, the adder resets and generates a pulse at a frequency dependent on the phase increment and the sampling frequency. In addition, a method for deriving the rate generator architecture is also provided.

7567589, Jul 28, 2009

Oct 24, 2006

11/585482

Gerald T. Caracciolo - Cherry Hill NJ, US
Steven Zack - Burlington NJ, US

Comcast IP Holdings I, LLC. - Wilmington DE

H04J 3/06

370516, 370252

A rate generator for generating a plurality of different frequencies that represent video requests in a video on demand (VOD) system. The rate generator comprises a plurality of parallel groups, each group comprising a phase accumulator module having a plurality of phase accumulators, a phase increment model having a plurality of phase increment registers, and an adder, coupled to the phase accumulator module and the phase increment module. The adder sums the phase increment value from the phase from the phase increment module and the output of the phase accumulator module and provides the value back to the phase accumulator module. When the sum reaches a pre-determined value, the adder resets and generates a pulse at a frequency dependent on the phase increment and the sampling frequency. In addition, a method for deriving the rate generator architecture is also provided.

5097433, Mar 17, 1992

Jul 11, 1990

7/551112

Gerald T. Caracciolo - Columbus NJ

General Electric Company - Moorestown NJ

G06F 1531

36472401

A hierarchical stack filter performs nonlinear filtering operations such as median filtering and other rank-order filtering. The stack filter has a number of stages in the stack which equals the number of bits in the words of the input word sequence, and each filter of the stack receives as a first input signal a window of the input sequence. Each filter stage has an expansion input port and an expansion output port. Each filter stage calculates a residue and couples the residue from its expansion output port to expansion input port of the filter stage of next lesser significance.

4821208, Apr 11, 1989

Oct 14, 1986

6/918305

Lawrence D. Ryan - Princeton Junction NJ
James V. Sherrill - Andersonville TN
Robert D. Shedd - Swarthmore PA
Gerald T. Caracciolo - Bordentown NJ

Technology, Inc. - Princeton NJ

G06F 3153
G09G 128

364518

A display processor, as for a small computer, processes pixel codes of various lengths. Three addressable color maps have their read addresses generated independently from portions of each pixel code. The portions of each pixel code used in generating each read address can be selected by programming.

4418402, Nov 29, 1983

May 13, 1981

6/263124

William F. Heagerty - Norristown PA
Gerald T. Caracciolo - Trenton NJ
William F. Gehweiler - Moorestown NJ

RCA Corporation - New York NY

G11C 1140

365156

A bistable solid-state device, substantially immune to long term, low level radiation comprises, in combination with memory storage elements, means comprising P-type devices responsive to enabling and disabling signals for conducting signals to and from the memory storage elements only during the presence of read and write signals, and which are substantially immune to the effects of long term, low level radiation, thereby substantially increasing the reliability of solid-state memory cells. Also provided are means for generating a control signal having first and second levels and logic means responsive to said control signals of a first level to generate and supply said enabling signal to said P-type device and further responsive to said control signal of a second level to generate and supply said disabling signal to said P-type device. Sensing means for sensing the state of said bistable memory elements during a time period between successive level changes of said control signals is also provided.

2014024, Aug 28, 2014

Feb 22, 2013

13/774306

- Philadelphia PA, US
Robert Gaydos - Harleysville PA, US
Gerald Caracciolo - Cherry Hill NJ, US

Comcast Cable Communications, LLC - Philadelphia PA

H04N 19/463
H04N 7/01

348441

Methods and system for processing data are disclosed. One method can comprise receiving content data in a first format and context description data relating to a portion of the content data. The method may further comprise converting the portion of the content data to an intermediate format, and converting the portion of the content data from the intermediate format to a second format based at least in part upon the context description data.