BackgroundCheck.run
Search For

Kyung Hwa Choi, 42Los Angeles, CA

Kyung Choi Phones & Addresses

Los Angeles, CA   

West New York, NJ   

Harrington Park, NJ   

Chicago, IL   

Matawan, NJ   

University Park, PA   

Mentions for Kyung Hwa Choi

Career records & work history

Lawyers & Attorneys

Kyung Choi Photo 1

Kyung Hee Choi - Lawyer

Address:
Kim & Chang
237-031371x (Office)
Licenses:
New York - Currently registered 2012
Education:
Duke School of Law

Medicine Doctors

Kyung Choi Photo 2

Dr. Kyung H Choi, S El Monte CA - DDS (Doctor of Dental Surgery)

Specialties:
Dentistry
Address:
1928 Tyler Ave Suite D-168, S El Monte, CA 91733
626-4437922 (Phone) 626-4437926 (Fax)
Languages:
English
Chinese, Mandarin
Kyung Choi Photo 3

Kyung Hye Choi, South El Monte CA

Specialties:
Dentist
Address:
1928 Tyler Ave, South El Monte, CA 91733

Kyung Choi resumes & CV records

Resumes

Kyung Choi Photo 32

Kyung Choi - Cerritos, CA

Work:
Self-employed 2004 to 2014
Solo practitioner
Kwang-kook's dental clinic - Busan, Korea 1998 to 2001
Associate at private dental practice
Education:
University of Southern California, Ostrow School of Dentistry - Los Angeles, CA 2014 to 2016
Certificate in Endodontics
Loma Linda University, School of Dentistry - Loma Linda, CA 2001 to 2004
MS in Implant Dentistry
University of Illinois at Chicago, School of Dentistry - Chicago, IL 1992 to 1996
Doctor of Dental Surgery
University of Illinois at Chicago - Chicago, IL 1989 to 1992
Chemistry
Skills:
Implant surgery<br/>Implant prosthodontics<br/>Implant related bone graft procedures (sinus graft, GBR, etc)<br/>Endodontics<br/>Gener... dentistry

Publications & IP owners

Us Patents

Method Of Forming Dc Plasma Display Panel

US Patent:
6428377, Aug 6, 2002
Filed:
Jun 14, 2000
Appl. No.:
09/593194
Inventors:
Kyung Cheol Choi - Mahwah NJ
Assignee:
Hynix Semiconductor Inc. - Seoul
International Classification:
H01J 902
US Classification:
445 24
Abstract:
A colored DC plasma display panel having a plurality of sub-pixels organized in a matrix configuration. The color DC plasma display panel includes a first plate having a first substrate. A plurality of rows of cathodes are formed on the first substrate which include a plurality of holes therein spaced along each cathode row; preferably one hole for each sub-pixel. A dielectric layer covers the cathode rows and the substrate, and a plurality of holes are formed in the dielectric layer which align with the holes in the cathodes. The color DC plasma display panel further includes a second plate having a second substrate and a pluarility of rows of anodes formed on and extending along the length of the second substrate. The anodes reside in channels created between a pluarality of rows of barrier ribs formed on the second substrate. The plasma display panel is formed by combining the first plate and the second plate so that the anodes rows on the second plate run substantially orthogonal to the cathode rows on the first plate.

Field Emitting Device Comprising Metallized Nanostructures And Method For Making The Same

US Patent:
6504292, Jan 7, 2003
Filed:
Jul 30, 1999
Appl. No.:
09/365059
Inventors:
Kyung Moon Choi - Scotch Plains NJ
Sungho Jin - Millington NJ
Gregory Peter Kochanski - Dunellen NJ
Wei Zhu - Warren NJ
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
H01J 113
US Classification:
313310, 313309, 313311, 313326, 313336, 313351, 313346 R
Abstract:
In accordance with the invention, an improved conductive nanostructure assembly comprises an array of metallized nanostructures disposed on a conductive substrate. The substrate can also be metallized. Such assemblies provide continuous electron transport from the substrate to the tips of the nanostructures. Several ways of making such assemblies are described along with several devices employing the assemblies.

Field Emitting Device Comprising Field-Concentrating Nanoconductor Assembly And Method For Making The Same

US Patent:
6538367, Mar 25, 2003
Filed:
Aug 6, 1999
Appl. No.:
09/369802
Inventors:
Kyung Moon Choi - Scotch Plains NJ
Sungho Jin - Millington NJ
Gregory Peter Kochanski - Dunellen NJ
Wei Zhu - Warren NJ
Assignee:
Agere Systems Inc. - Allentown PA
International Classification:
H01J 102
US Classification:
313309, 313495, 313308
Abstract:
This invention is predicated on applicants discovery that a highly oriented nanoconductor structure alone does not guarantee efficient field emission. To the contrary, the conventional densely populated, highly oriented structures actually yield relatively poor field emission characteristics. Applicants have determined that the individual nanoconductors in conventional assemblies are so closely spaced that they shield each other from effective field concentration at the ends, thus diminishing the driving force for efficient electron emission. In accordance with the invention, an improved field emitting nanoconductors assembly (a âlow density nanoconductor assemblyâ) comprises an array of nanoconductors which are highly aligned but spaced from each other no closer than 10% of the height of the nanoconductors. In this way, the field strength at the ends will be at least 50% of the maximal field concentration possible. Several ways of making the optimally low density assemblies are described along with several devices employing the assemblies.

Nanoscale Conductive Connectors And Method For Making Same

US Patent:
6322713, Nov 27, 2001
Filed:
Jul 15, 1999
Appl. No.:
9/354928
Inventors:
Kyung Moon Choi - Scotch Plains NJ
Sungho Jin - Millington NJ
Assignee:
Agere Systems Guardian Corp. - Orlando FL
International Classification:
B82B 100
US Classification:
216 38
Abstract:
In accordance with the invention, nanoscale connectors particularly useful for connecting microscale devices comprise free-standing nanoscale conductors. The nanoscale conductors are conveniently fabricated in sets of controlled, preferably equal length by providing a removable substrate, growing conductive nanotubes or nanowires on the substrate, equalizing the length of the nanoscale conductors, and removing the substrate. Preferably the removable substrate is soluble, leaving a collection of free standing nanoscale connectors in suspension or solution.

Dc Plasma Display Panel And Methods For Making Same

US Patent:
6160348, Dec 12, 2000
Filed:
May 18, 1998
Appl. No.:
9/080561
Inventors:
Kyung Cheol Choi - Mahwah NJ
Assignee:
Hyundai Electronics America, Inc. - San Jose CA
International Classification:
H01J 1749
US Classification:
313584
Abstract:
A colored DC plasma display panel having a plurality of sub-pixels organized in a matrix configuration. The color DC plasma display panel includes a first plate having a first substrate. A plurality of rows of cathodes are formed on the first substrate which include a plurality of holes therein spaced along each cathode row; preferably one hole for each sub-pixel. A dielectric layer covers the cathode rows and the substrate, and a plurality of holes are formed in the dielectric layer which align with the holes in the cathodes. The color DC plasma display panel further includes a second plate having a second substrate and a pluarility of rows of anodes formed on and extending along the length of the second substrate. The anodes reside in channels created between a pluarlity of rows of barrier ribs formed on the second substrate. The plasma display panel is formed by combining the first plate and the second plate so that the anodes rows on the second plate run substantially orthogonal to the cathode rows on the first plate.

Isbn (Books And Publications)

Design Sensitivity Analysis Of Structural Systems

Author:
Kyung K. Choi
ISBN #:
0123329205

Methods Of Engineering Mathematics

Author:
Kyung K. Choi
ISBN #:
0135790611

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.