Inventors:
Adrian Stephen Butter - Binghamton NY
John Mark Kaczmarczyk - Endicott NY
Agnes Yee Ngai - Endwell NY
Robert J. Yagley - Endicott NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H04N 730
H04N 732
H04N 750
Abstract:
A scalable architecture MPEG2 compliant digital video encoder system having an I-frame only video encoder module with a Discrete Cosine Transform processor, a quantization unit, a variable length encoder, a FIFO buffer, and a compressed store interface, for generating an I-frame containing bitstream. For IPB bitstreams the system includes a second processor element with a reference memory interface, motion estimation and compensation capability, inverse quantization, and inverse discrete cosine transformation, and motion compensation means; and at least one third processor element motion estimation. The system can be in the form of a single integrated circuit chip, or a plurality of integrated circuit chips, that is one for each processor, the I-frame video encoder module, the second processor element, and the third processor element. There can be one or more of the third processor units.