BackgroundCheck.run
Search For

Kevin E Boyum, 57408 Tory Dale Ct, Roseville, CA 95747

Known as:
Kevin Edward Boyum
Related to:
Latricia Webb 43 Boyum Jax

Kevin Boyum Phones & Addresses

408 Tory Dale Ct, Roseville, CA 95747    916-5439303   

405 Las Cruces Ct, Roseville, CA 95747    916-7713663   

Folsom, CA   

Beavercreek, OH   

Crestview, FL   

Elysian, MN   

Vienna, VA   

Social networks

Kevin E Boyum

Linkedin

Work

Company: Hewlett-packard 1997 Position: Electrical engineer

Education

Degree: Masters School / High School: Air Force Institute of Technology - Graduate School of Engineering & Management 1992 to 1993 Specialities: Electronics Engineering, Electronics

Skills

Debugging • Embedded Software • Embedded Systems • Firmware • Hardware • Hardware Architecture • Linux • Perl • System Architecture • Testing • Unix • Software Engineering • Device Drivers • C

Industries

Information Technology And Services
Get Report
Control this profile

Mentions for Kevin E Boyum

Resumes & CV records

Resumes

Kevin Boyum Photo 7

Electrical Engineer

Location:
Roseville, CA
Industry:
Information Technology And Services
Work:
Hewlett-Packard
Electrical Engineer United States Air Force Aug 1989 - Dec 1996
Electrical Engineer
Education:
Air Force Institute of Technology - Graduate School of Engineering & Management 1992 - 1993
Masters, Electronics Engineering, Electronics Virginia Military Institute 1985 - 1989
Bachelors, Electronics Engineering, Electronics
Skills:
Debugging, Embedded Software, Embedded Systems, Firmware, Hardware, Hardware Architecture, Linux, Perl, System Architecture, Testing, Unix, Software Engineering, Device Drivers, C

Publications & IP owners

Us Patents

Fault Detection System

US Patent:
7148695, Dec 12, 2006
Filed:
Apr 22, 2005
Appl. No.:
11/112121
Inventors:
John Malvern Swope - Sacramento CA, US
Kevin E. Boyum - Roseville CA, US
Assignee:
Hewlett-Packard Development Company, L.P. - Houston TX
International Classification:
G01R 31/08
US Classification:
324522, 324531
Abstract:
A fault detection system includes a fault indicator and power monitors coupled to the fault indicator. The fault indicator is configured to indicate a fault for a first one of the power monitors which detects a corresponding voltage is not between a corresponding maximum value and a corresponding minimum value.

Form Factor Converter And Tester In An Open Architecture Modular Computing System

US Patent:
7281076, Oct 9, 2007
Filed:
Apr 30, 2003
Appl. No.:
10/427767
Inventors:
Kirk Yates - Loomis CA, US
Andrew Michael Cherniski - Rescue CA, US
Kevin Boyum - Roseville CA, US
Assignee:
Hewlett-Packard Development Company, L.P. - Houston TX
International Classification:
G06F 13/14
H05K 7/00
G06F 13/38
US Classification:
710305, 361760
Abstract:
A converter assembly comprises a backplane interface to a backplane compliant with a first open architecture modular computing system standard, a component interface capable of coupling to a component compliant with a second open architecture modular computing system standard, and a control element. The control element is coupled between the backplane interface and the component interface and is capable of programmably routing connection lines and signals between the component interface and the backplane interface.

Electronic Device Display Panel

US Patent:
7436674, Oct 14, 2008
Filed:
Apr 12, 2005
Appl. No.:
11/104252
Inventors:
Stephan K. Barsun - Sacramento CA, US
Kevin E. Boyum - Roseville CA, US
Bryan D. Bolich - Davis CA, US
Assignee:
Hewlett-Packard Development Company, L.P. - Houston TX
International Classification:
H05K 5/00
H05K 7/00
H05K 7/16
G06F 3/02
G06F 1/16
G09G 5/00
A47B 81/00
A47B 97/00
US Classification:
361727, 361681, 361725, 3122231, 3122232, 345169, 345170
Abstract:
An electronic device includes a panel having a display screen that moves along a first axis and pivots about a second axis perpendicular to the first axis.

Method And Apparatus For Utilizing A Microcontroller To Provide An Automatic Order And Timing Power And Reset Sequencer

US Patent:
7613937, Nov 3, 2009
Filed:
Oct 31, 2005
Appl. No.:
11/263433
Inventors:
Kevin Boyum - Roseville CA, US
Robert Dobbs - Roseville CA, US
Kenneth Duisenberg - Roseville CA, US
Assignee:
Hewlett-Packard Development Company, L.P. - Houston TX
International Classification:
G06F 1/00
G06F 15/177
G06F 9/24
G06F 1/26
US Classification:
713300, 713330, 713 1, 713100
Abstract:
Embodiments of the invention provide a method and an apparatus for utilizing a microcontroller to provide an automatic order and timing power and reset sequencer. A first inter-integrated circuit (I2C) register table containing a modifiable system power-up sequence is accessed. An automatic system power-up operation is then performed in the order of the power-up sequence defined by the first I2C register table.

Configuration Information Provided To Configurable Electronic Device Residing In A Shipping Box

US Patent:
8477045, Jul 2, 2013
Filed:
Oct 29, 2009
Appl. No.:
12/608720
Inventors:
Thomas M. Laffey - Roseville CA, US
Dick T. Fong - Sacramento CA, US
Dennis Carr - Roseville CA, US
Kevin Boyum - Roseville CA, US
Assignee:
Hewlett-Packard Development Company, L.P. - Houston TX
International Classification:
H04Q 5/22
G08B 13/14
G08B 5/00
G06F 9/00
US Classification:
34081563, 340 101, 3405721, 340 1034, 340 736, 713 2
Abstract:
An apparatus comprises a shipping box containing an access area and a configurable electronic device. The configurable electronic device comprises an electrical connector accessible via the access area on the shipping box. The configurable electronic device also comprises a management module that receives electrical power via the electrical connector when a single external cable is mated to the electrical connector through the access area. The management module receives configuration information via the single external cable while the configurable electronic device is still in the shipping box and without having host logic in the configurable electronic device being powered up. In other embodiments, multiple configurable electronic devices can be reconfigured simultaneously and wirelessly by an external programming unit.

System And Method For System Management Events

US Patent:
2004001, Jan 15, 2004
Filed:
Jul 11, 2002
Appl. No.:
10/194788
Inventors:
Sachin Chheda - Roseville CA, US
Kevin Boyum - Roseville CA, US
International Classification:
G06F013/24
US Classification:
710/260000, 714/048000
Abstract:
A method and system for system-management event detection, consolidation, reporting and storage is provided. The method and system may be used in a computer system for above-mentioned purposes. The method and system may be connected to central processing unit through a memory interface. The method and system comprises several system-management event sources that monitor system management events in the computer system. Each system-management-event source is connected to at least one system-management-event node that is in a communication connection with a system-management event-module. Each system-management-event node is operable to detect and transmit data about system-management events to the system-management-event module. The system-management-event module is able to report the occurrence of an event, is able to store data about system-management events and is operable to transmit data about system-management events to the central processing unit.

System And Method For Analysis Of Inter-Integrated Circuit Router

US Patent:
2004025, Dec 16, 2004
Filed:
Jun 12, 2003
Appl. No.:
10/461664
Inventors:
Thane Larson - Roseville CA, US
Kirk Yates - Loomis CA, US
Kevin Boyum - Roseville CA, US
International Classification:
H04B001/74
US Classification:
714/030000
Abstract:
Embodiments of the present invention provide a system for analysis of an inter-integrated circuit router. The inter-integrated circuit router comprises an internal bus comprising a plurality of debug lines, a plurality of bus ports wherein at least one bus port comprises a bus port analysis line, and a control logic comprising a control logic analysis line. The inter-integrated circuit router further comprises a debug connector coupled to said debug lines, said bus port analysis line and said control logic analysis line.

Generating A Signal To Reduce Computer System Power Consumption From Signals Provided By A Plurality Of Power Supplies

US Patent:
2011002, Feb 3, 2011
Filed:
Jul 30, 2009
Appl. No.:
12/512541
Inventors:
Stephen Ejner Horvath - Roseville CA, US
Kevin Edward Boyum - Roseville CA, US
Martin Goldstein - Campbell CA, US
International Classification:
G06F 1/32
G06F 11/30
US Classification:
713320, 713340, 714 14
Abstract:
A signal suitable for signaling a computer system to reduce power consumption is generated from a plurality of power supplies. The signal is asserted when at least one of the power supplies of the plurality of power supplies signals impairment, and at least one of the power supplies of the plurality of power supplies signals that the power supply is supplying current above a threshold level.

Public records

Vehicle Records

Kevin Boyum

Address:
408 Tory Dl Ct, Roseville, CA 95747
VIN:
JM1BK34M171744695
Make:
MAZDA
Model:
MAZDASPEED3
Year:
2007

Possible Relatives

Donna M Boyum  Jean A Boyum  Jeffrey K Boyum  Kathleen M Boyum  Julia M Boyum  Kenneth J Boyum  Michael G Boyum  Kevin T Johnson  Kevin Stamps  Kevin Stanberry 

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.