BackgroundCheck.run
Search For

Lawrence A Wagner, 67San Jose, CA

Lawrence Wagner Phones & Addresses

San Jose, CA   

Tempe, AZ   

Phoenix, AZ   

Norman, OK   

Los Angeles, CA   

Mentions for Lawrence A Wagner

Career records & work history

Lawyers & Attorneys

Lawrence Wagner Photo 1

Lawrence Wagner - Lawyer

ISLN:
923145056
Admitted:
1987

Lawrence Wagner resumes & CV records

Resumes

Lawrence Wagner Photo 48

Tool And Processing Engineer

Work:

Tool and Processing Engineer
Lawrence Wagner Photo 49

Lawrence Wagner

Lawrence Wagner Photo 50

Lawrence Wagner

Lawrence Wagner Photo 51

Lawrence Wagner

Location:
United States
Lawrence Wagner Photo 52

Lawrence Wagner

Location:
United States
Lawrence Wagner Photo 53

Lawrence Wagner

Location:
United States

Publications & IP owners

Us Patents

Load Regulating Expansion Fixture

US Patent:
5848746, Dec 15, 1998
Filed:
Jan 16, 1996
Appl. No.:
8/586129
Inventors:
Lawrence M. Wagner - San Jose CA
Michael J. Strum - San Jose CA
Assignee:
The Regents of the University of California - Oakland CA
International Classification:
B23K 2002
US Classification:
228 443
Abstract:
A free standing self contained device for bonding ultra thin metallic films, such as 0. 001 inch beryllium foils. The device will regulate to a predetermined load for solid state bonding when heated to a bonding temperature. The device includes a load regulating feature, whereby the expansion stresses generated for bonding are regulated and self adjusting. The load regulator comprises a pair of friction isolators with a plurality of annealed copper members located therebetween. The device, with the load regulator, will adjust to and maintain a stress level needed to successfully and economically complete a leak tight bond without damaging thin foils or other delicate components.

Logarithmic Conversion Apparatus

US Patent:
4626825, Dec 2, 1986
Filed:
Jul 2, 1985
Appl. No.:
6/751305
Inventors:
Wayne P. Burleson - Palo Alto CA
Lawrence F. Wagner - Berkeley CA
Korbin S. Van Dyke - Fremont CA
Assignee:
VLSI Technology, Inc. - San Jose CA
International Classification:
H03M 750
US Classification:
340347DD
Abstract:
A logarithmic converting apparatus for converting a digital binary integer into logarithmic representation and for converting logarithmic representation into digital binary integer is disclosed. The apparatus determines the bit position of a leading non-zero bit of an integer, shifts the integer such that the leading non-zero bit is the leftmost bit. A look-up table receives the shifted integer and provides a number representative of the mantissa portion of the logarithm of the shifted number. An encoder receives a Point Set Input value, a scale value for said integer, and the number of binary positions shifted and generates the exponential portion of the logarithm of the integer. For converting logarithmic representation of a number into integer representation, the apparatus has a look-up table which receives the mantissa component of the logarithmic representation and provides a first number. A decoder receives the exponential component of the logarithmic representation and a Point Set Output value, a scale value for said integer, and supplies a shifted signal. The shifted signal is supplied to a shifter along with the first number and the shifter shifts the first number by the shift signal to produce the integer.

Method And Apparatus For Speech Recognition And Reproduction

US Patent:
4415767, Nov 15, 1983
Filed:
Oct 19, 1981
Appl. No.:
6/312801
Inventors:
Stephen P. Gill - Atherton CA
Lawrence F. Wagner - Berkeley CA
Gregory G. Frye - San Leandro CA
Klaus-Peter A. Bantowsky - Hayward CA
Assignee:
Votan - Fremont CA
International Classification:
G10L 100
US Classification:
381 45
Abstract:
Speech signal analysis for data reduction, as stored for synthesis or recognition, is improved by features including: digital spectral analysis; reduction of channel data and bit allocation by selective summation of groups of contiguous data; using the mean average of the log amplitude to find the deviation for each channel; also using the instaneous shape of the mean value for each channel for pairs of adjacent frames, all combined to find a feature ensemble for each pair of adjacent frames.

Isbn (Books And Publications)

Failure Analysis Of Integrated Circuits: Tools And Techniques

Author:
Lawrence C. Wagner
ISBN #:
0412145618

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.