BackgroundCheck.run
Search For

Anwar A Mohammed, 723432 Valley Vista Dr, San Jose, CA 95148

Anwar Mohammed Phones & Addresses

3432 Valley Vista Dr, San Jose, CA 95148    408-2381554    408-2382335    408-2385225   

Sunnyvale, CA   

Milpitas, CA   

Mountain View, CA   

3432 Valley Vista Dr, San Jose, CA 95148    408-6663913   

Work

Company: I rc - Nyala, NV Apr 2004 Position: Health educator

Education

School / High School: Elmustafa high school- Nyala, NV 2012 Specialities: high school in computer science

Emails

Mentions for Anwar A Mohammed

Anwar Mohammed resumes & CV records

Resumes

Anwar Mohammed Photo 38

Anwar Mohammed

Location:
United States
Anwar Mohammed Photo 39

Anwar Mohammed

Location:
United States
Anwar Mohammed Photo 40

Anwar Mohammed

Location:
United States
Anwar Mohammed Photo 41

Anwar Mohammed

Location:
United States
Anwar Mohammed Photo 42

Anwar Mohammed

Anwar Mohammed Photo 43

Anwar Mohammed

Anwar Mohammed Photo 44

Anwar Mohammed

Anwar Mohammed Photo 45

Anwar Mohammed

Publications & IP owners

Us Patents

Multi-Layer Rf Printed Circuit Architecture With Low-Inductance Interconnection And Low Thermal Resistance For Wide-Lead Power Devices

US Patent:
6466113, Oct 15, 2002
Filed:
Jan 21, 2000
Appl. No.:
09/489505
Inventors:
Anwar A. Mohammed - San Jose CA
Assignee:
Spectrian Corporation - Sunnyvale CA
International Classification:
H05K 118
US Classification:
333247, 257728, 361795
Abstract:
A printed circuit architecture includes a relatively thick, stiffening base of thermally and electrically conductive material, and a laminate of conductive layers including a printed circuit structure, interleaved with dielectric layers, disposed atop the base. The patterned conductive layers contain an integrated circuit structure that is configured to provide RF signaling, microstrip shielding, and digital and analog control signal leads, and DC power. Low inductance electrical connectivity among the conductive layers and also between conductive layers and the base is provided by a plurality of conductive bores. Selected bores are counter-drilled at the RF signaling layer and filled with insulating plugs, which prevent shorting of the RF signal trace layer to ground, during solder reflow connection of leads of circuit components to the RF signaling layer.

Multi-Layer Rf Printed Circuit Architecture With Low-Inductance Interconnection And Low Thermal Resistance For Wide-Lead Power Devices

US Patent:
6681483, Jan 27, 2004
Filed:
Apr 18, 2002
Appl. No.:
10/125221
Inventors:
Anwar A. Mohammed - San Jose CA
Assignee:
Remec, Inc. - Del Mar CA
International Classification:
H01K 310
US Classification:
29852, 29840, 29846, 333247, 257728, 361795
Abstract:
A printed circuit architecture includes a relatively thick, stiffening base of thermally and electrically conductive material, and a laminate of conductive layers including a printed circuit structure, interleaved with dielectric layers, disposed atop the base. The patterned conductive layers contain an integrated circuit structure that is configured to provide RF signaling, microstrip shielding, and digital and analog control signal leads, and DC power. Low inductance electrical connectivity among the conductive layers and also between conductive layers and the base is provided by a plurality of conductive bores. Selected bores are counter-drilled at the RF signaling layer and filled with insulating plugs, which prevent shorting of the RF signal trace layer to ground, during solder reflow connection of leads of circuit components to the RF signaling layer.

Collets For Bonding Of Light Emitting Diodes Having Shaped Substrates

US Patent:
6747298, Jun 8, 2004
Filed:
Jun 27, 2002
Appl. No.:
10/185350
Inventors:
Jayesh Bharathan - Santa Barbara CA
John Edmond - Cary NC
Mark Raffetto - Santa Barbara CA
Anwar Mohammed - San Jose CA
Peter S. Andrews - Greensboro NC
Gerald H. Negley - Hillsborough NC
Assignee:
Cree, Inc. - Durham NC
International Classification:
H01L 310328
US Classification:
257200, 257190, 257E21122, 257E33054, 438 22, 438 46, 438507
Abstract:
Bonding of flip-chip mounted light emitting devices having an irregular configuration is provided. Light emitting diodes having a shaped substrate are bonded to a submount by applying forces to the substrate an a manner such that shear forces within the substrate do not exceed a failure threshold of the substrate. Bonding a light emitting diode to a submount may be provided by applying force to a surface of a substrate of the light emitting diode that is oblique to a direction of motion of the light emitting diode to thermosonically bond the light emitting diode to the submount. Collets for use in bonding shaped substrates to a submount and systems for bonding shaped substrates to a submount are also provided.

Flip-Chip Bonding Of Light Emitting Devices And Light Emitting Devices Suitable For Flip-Chip Bonding

US Patent:
6888167, May 3, 2005
Filed:
Jun 27, 2002
Appl. No.:
10/185252
Inventors:
Jayesh Bharathan - Santa Barbara CA, US
John Edmond - Cary NC, US
Mark Raffetto - Santa Barbara CA, US
Anwar Mohammed - San Jose CA, US
Peter S. Andrews - Greensboro NC, US
Gerald H. Negley - Hillsborough NC, US
Assignee:
Cree, Inc. - Durham NC
Cree Microwave, Inc. - Sunnyvale CA
International Classification:
H01L029/267
US Classification:
257 81, 257676
Abstract:
Light emitting device die having a mesa configuration on a substrate and an electrode on the mesa are attached to a submount in a flip-chip configuration by forming predefined pattern of conductive die attach material on at least one of the electrode and the submount and mounting the light emitting device die to the submount. The predefined pattern of conductive die attach material is selected so as to prevent the conductive die attach material from contacting regions of having opposite conductivity types when the light emitting device die is mounted to the submount. The predefined pattern of conductive die attach material may provide a volume of die attach material that is less than a volume defined by an area of the electrode and a distance between the electrode and the submount. Light emitting device dies having predefined patterns of conductive die attach material are also provided. Light emitting devices having a gallium nitride based light emitting region on a substrate, such as a silicon carbide substrate, may also be mounted in a flip-chip configuration by mounting an electrode of the gallium nitride based light emitting region to a submount utilizing a B-stage curable die epoxy.

Flip-Chip Bonding Of Light Emitting Devices

US Patent:
7259033, Aug 21, 2007
Filed:
Aug 17, 2004
Appl. No.:
10/920101
Inventors:
Jayesh Bharathan - Santa Barbara CA, US
John Edmond - Cary NC, US
Mark Raffetto - Santa Barbara CA, US
Anwar Mohammed - San Jose CA, US
Peter S. Andrews - Greensboro NC, US
Gerald H. Negley - Hillsborough NC, US
Assignee:
Cree, Inc. - Durham NC
Cree Microwave, LLC - Durham NC
International Classification:
H01L 21/00
H01L 21/50
US Classification:
438 26, 438 46, 438108
Abstract:
Light emitting device die having a mesa configuration on a substrate and an electrode on the mesa are attached to a submount in a flip-chip configuration by forming predefined pattern of conductive die attach material on at least one of the electrode and the submount and mounting the light emitting device die to the submount. The predefined pattern of conductive die attach material is selected so as to prevent the conductive die attach material from contacting regions of having opposite conductivity types when the light emitting device die is mounted to the submount. The predefined pattern of conductive die attach material may provide a volume of die attach material that is less than a volume defined by an area of the electrode and a distance between the electrode and the submount. Light emitting device dies having predefined patterns of conductive die attach material are also provided. Light emitting devices having a gallium nitride based light emitting region on a substrate, such as a silicon carbide substrate, may also be mounted in a flip-chip configuration by mounting an electrode of the gallium nitride based light emitting region to a submount utilizing a B-stage curable die epoxy.

Bonding Of Light Emitting Diodes Having Shaped Substrates

US Patent:
7341175, Mar 11, 2008
Filed:
Apr 27, 2004
Appl. No.:
10/832971
Inventors:
Jayesh Bharathan - Santa Barbara CA, US
John Edmond - Cary NC, US
Mark Raffetto - Santa Barbara CA, US
Anwar Mohammed - San Jose CA, US
Peter S. Andrews - Greensboro NC, US
Gerald H. Negley - Hillsborough NC, US
Assignee:
Cree, Inc. - Durham NC
International Classification:
B23K 1/06
US Classification:
2281101, 228245
Abstract:
Bonding of flip-chip mounted light emitting devices having an irregular configuration is provided. Light emitting diodes having a shaped substrate are bonded to a submount by applying forces to the substrate an a manner such that shear forces within the substrate do not exceed a failure threshold of the substrate. Bonding a light emitting diode to a submount may be provided by applying force to a surface of a substrate of the light emitting diode that is oblique to a direction of motion of the light emitting diode to thermosonically bond the light emitting diode to the submount. Collets for use in bonding shaped substrates to a submount and systems for bonding shaped substrates to a submount are also provided.

Light Emitting Devices Suitable For Flip-Chip Bonding

US Patent:
7608860, Oct 27, 2009
Filed:
Jul 2, 2007
Appl. No.:
11/772419
Inventors:
Jayesh Bharathan - Santa Barbara CA, US
John Edmond - Cary NC, US
Mark Raffetto - Santa Barbara CA, US
Anwar Mohammed - San Jose CA, US
Peter S. Andrews - Greensboro NC, US
Gerald H. Negley - Hillsborough NC, US
Assignee:
Cree, Inc. - Durham NC
Cree Microwave, LLC - Durham NC
International Classification:
H01L 29/267
US Classification:
257 81, 257E33062
Abstract:
Light emitting device die having a mesa configuration on a substrate and an electrode on the mesa are attached to a submount in a flip-chip configuration by forming predefined pattern of conductive die attach material on at least one of the electrode and the submount and mounting the light emitting device die to the submount. The predefined pattern of conductive die attach material is selected so as to prevent the conductive die attach material from contacting regions of having opposite conductivity types when the light emitting device die is mounted to the submount. The predefined pattern of conductive die attach material may provide a volume of die attach material that is less than a volume defined by an area of the electrode and a distance between the electrode and the submount. Light emitting device dies having predefined patterns of conductive die attach material are also provided. Light emitting devices having a gallium nitride based light emitting region on a substrate, such as a silicon carbide substrate, may also be mounted in a flip-chip configuration by mounting an electrode of the gallium nitride based light emitting region to a submount utilizing a B-stage curable die epoxy.

Air Cavity Package With Copper Heat Sink And Ceramic Window Frame

US Patent:
8013429, Sep 6, 2011
Filed:
Jul 14, 2009
Appl. No.:
12/502440
Inventors:
Anwar A. Mohammed - San Jose CA, US
Soon Ing Chew - Milpitas CA, US
Alexander Komposch - Morgan Hill CA, US
Christian Andrada - Morgan Hill CA, US
Assignee:
Infineon Technologies AG - Neubiberg
International Classification:
H01L 23/495
US Classification:
257675, 257E23051
Abstract:
An air cavity package is manufactured by attaching a die to a surface of a copper heat sink, dispensing a bead of epoxy around a periphery of the heat sink surface after the die is attached to the copper heat sink so that the bead of epoxy generally surrounds the die and placing a ceramic window frame on the bead of epoxy. The epoxy is cured to attach a bottom surface of the ceramic window frame to the copper heat sink.

Amazon

Anwar Mohammed Photo 46

Combination And Permutation Graphs

Author:
Mohammed Seoud, Manal Harere, Mohammed Anwar
Publisher:
LAP LAMBERT Academic Publishing
Binding:
Paperback
Pages:
72
ISBN #:
365949108X
EAN Code:
9783659491085
Most graph labeling methods trace their origin to one introduced by Alex Rosa, through the paper "On certain valuations of the vertices of a graph", which was presented in the International Symposium, held in Rome, July 1966,Gordon and Breach, N.Y. and Dunod Paris (1967) 349-355, or one given by R.L...
Anwar Mohammed Photo 47

Borrowed Wisdom

Author:
Anwar A. Mohammed
Publisher:
AuthorHouse
Binding:
Paperback
Pages:
116
ISBN #:
1425921531
EAN Code:
9781425921538
This book is requisite reading material for any person claiming to be an educated and informed member of the global community. Our understanding in the West of the Eastern cultures, specially the different cultures involving the Muslims, is alarmingly low. The book strives to offer a view from the g...
Anwar Mohammed Photo 48

Poétique Du Fantastique Chez Jules Supervielle: Lecture Analytique (French Edition)

Author:
Sidad Anwar Mohammed
Publisher:
Presses Académiques Francophones
Binding:
Paperback
Pages:
60
ISBN #:
3841639429
EAN Code:
9783841639424
Cet ouvrage porte essentiellement sur le fantastique dans Le Jeune homme du dimanche et des autres jours de Jules Supervielle. Même si Jules Supervielle n'est pas compté parmi les écrivains caractéristiques du fantastique, Le Jeune homme du dimanche et des autres jours, roman paru en 1955 ; semble a...

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.