BackgroundCheck.run
Search For

Norman N Rubin DeceasedAndover, MA

Norman Rubin Phones & Addresses

Andover, MA   

168 Forest St, Medford, MA 02155   

303 Brittany G, Delray Beach, FL 33446   

Peabody, MA   

North Billerica, MA   

Malden, MA   

Ranks

Licence: New Jersey - Active Date: 1986

Mentions for Norman N Rubin

Professional Records

Lawyers & Attorneys

Norman Rubin Photo 1

Norman C Rubin - Lawyer

Licenses:
New Jersey - Active 1986

Medicine Doctors

Norman Rubin

Specialties:
General Practice
Work:
Family Medicine At Lake Aire Medical Center
2423 Williams Dr STE 108, Georgetown, TX 78628
877-8005722 (phone) 512-8698424 (fax)
Languages:
English, Spanish
Description:
Mr. Rubin works in Georgetown, TX and specializes in General Practice.

Business Records

Name / TitleCompany / ClassificationPhones & Addresses
Norman Rubin
Principal
The Watch Hospital Inc 12 Welch Ave, Stoughton, MA 02072
PO Box 90, Stoughton, MA 02072
Norman Rubin
Director
Cypress Landing Condominium Association, Inc PO Box 8290, Pompano Beach, FL 33075
1750 N University Dr, Pompano Beach, FL 33071
7116 W Mcnab Rd, Fort Lauderdale, FL 33321
Norman J. Rubin
Director
Bagel Break of Lauderdale Lakes, Inc 4850 W Oakland Park Blvd, Fort Lauderdale, FL 33313

Publications

Us Patents

Method For Dynamically Identifying Pseudo-Invariant Instructions And Their Most Common Output Values On Frequently Executing Program Paths

US Patent:
6968542, Nov 22, 2005
Filed:
Feb 23, 2001
Appl. No.:
09/791912
Inventors:
Richard J. Bagley - Arlington MA,
Dean M. Deaver - Sterling MA,
Chris L. Reeve - Brookline MA,
Norman Rubin - Cambridge MA,
Assignee:
Hewlett-Packard Development Company, L.P. - Houston TX
International Classification:
G06F009/45
US Classification:
717139, 717141, 712236
Abstract:
A method of identifying pseudo-invariant instructions in computer program hot paths, comprising the steps of creating an intermediate representation of a hot path in a software buffer, executing instructions in the program image for the computer program until a hot path is detected, copying computer machine state and computer processor register contents to a context in memory, and using this context to compute an output a plurality of times for each instruction in the hot path using an interpreter that emulates the computer processor. Results of the interpreter computations are stored with the frequency count for each unique output in a table that is readable by a program optimizer. Frequency counts for each instruction are compared with a pseudo-invariant threshold to classify an instruction as pseudo-invariant.

Method And Apparatus For Nested Control Flow Of Instructions Using Context Information And Instructions Having Extra Bits

US Patent:
7281122, Oct 9, 2007
Filed:
Jan 14, 2004
Appl. No.:
10/756853
Inventors:
Norman Rubin - Cambridge MA,
Andrew Gruber - Arlington MA,
Assignee:
ATI Technologies Inc. - Markham, Ontario
International Classification:
G06F 11/10
US Classification:
712226, 712235, 712233, 712234
Abstract:
A method and apparatus for nested control flow includes a processor having at least one context bit. The processor includes a plurality of arithmetic logic units for performing single instruction multiple data (SIMD) operations. The method and apparatus further includes a first memory device storing a plurality of instructions wherein each of the plurality of instructions includes a plurality of extra bits. The processor is operative to execute the instructions based on the extra bits and in conjunction with a context bit. The method and apparatus further includes a second memory device, such as a general purpose register operably coupled to the processor, the second memory device receiving an incrementing counter instruction upon the execution of one of the plurality of instructions. As such, the method and apparatus allows for nested control flow through a single context bit in conjunction with instructions having a plurality of extra bits.

Method And Apparatus For Superword Register Value Numbering

US Patent:
7568191, Jul 28, 2009
Filed:
Jan 30, 2004
Appl. No.:
10/768804
Inventors:
Norman Rubin - Cambridge MA,
Richard Bagley - Arlington MA,
Assignee:
ATI Technologies, Inc. - Markham, ON
International Classification:
G06F 9/45
US Classification:
717151, 717141, 717146
Abstract:
A method and apparatus for superword register value numbering includes hashing an operation code and the value numbers of a plurality of sources to generate a flint hash value. The method and apparatus further includes retrieving an operation value number from the first hash table based on the first hash value. The method and apparatus further includes generating a result value number based on a previous bit hash value and the operation value number. The result value number is a combination of the operation value numbers for each component having a live indicator (e. g. , a false write mask value) and a previous value numbers for the components without the live indicator (e. g. , a true write mask value). Thereupon, the method and apparatus includes searching a second hash table using the result value number. As such, the method and apparatus provides using two separate hash tables for value numbering with superword instructions.

Method And Apparatus For Static Single Assignment Form Dead Code Elimination

US Patent:
7568193, Jul 28, 2009
Filed:
Jan 28, 2004
Appl. No.:
10/767480
Inventors:
Norman Rubin - Cambridge MA,
Myron King - Cambridge MA,
Assignee:
ATI Technologies, Inc. - Markham, ON
International Classification:
G06F 9/45
US Classification:
717159, 717140, 717151, 717154
Abstract:
A method and apparatus for SSA dead code elimination includes examining a first instruction off a worklist, wherein the first instruction includes previous link and a write mask and the first instruction is an SSA instruction. The method and apparatus further includes examining at least one second instruction of the machine code, wherein the at least one second instructions are sources of the first instruction and the at least one second instructions are SSA instruction. In the method and apparatus, each of the at least one second instructions include a previous link and a write mask. The method and apparatus further includes determining if any components within a particular field of the at least one second instruction are live. If none of the components are live, the method and apparatus provides for deleting the second instruction from the machine code as it is determined that this instruction is extraneous, dead code.

Method And Apparatus For Moving Area Operator Definition Instruction Statements Within Control Flow Structures

US Patent:
7774765, Aug 10, 2010
Filed:
Feb 7, 2006
Appl. No.:
11/348746
Inventors:
Norman Rubin - Cambridge MA,
William L. Licea-Kane - Arlington MA,
Assignee:
ATI Technologies Inc. - Markham, Ontario
International Classification:
G06F 9/45
G06T 15/50
US Classification:
717144, 717155, 717156, 717157, 717159, 345426
Abstract:
A method and apparatus for use in compiling data for a program shader identifies within data representing control flow information an area operator definition instruction statement located outside the data dependent control flow structures. The method identifies within one of the data dependent branches at least one area operator use instruction statement that has the resultant of the area operator definition instruction statement as an operand. After identifying the area operator use instruction statement, the area operator definition instruction statement is placed within the data dependent branch.

Method For Debugging A Dynamic Program Compiler, Interpreter, Or Optimizer

US Patent:
2002017, Nov 14, 2002
Filed:
Feb 23, 2001
Appl. No.:
09/792783
Inventors:
Chris Reeve - Brookline MA,
Dean Deaver - Sterling MA,
Norman Rubin - Cambridge MA,
International Classification:
G06F009/44
US Classification:
717/127000
Abstract:
A method of debugging a dynamic computer program optimizer beginning with creating two copies of the contents of the registers in a computer processor. One copy is loaded into pseudo-registers and the other is saved for a verification test. A test sequence comprising an intermediate representation of a program hot path is loaded in a software buffer and executed. Register and memory read and write commands in the test sequence are executed with the pseudo-registers and a memory buffer. The second copy of the register contents are then loaded back to the processor registers. The program hot path is executed and register and memory read and write commands are executed with the processor registers and system memory. The contents of the registers and memories are compared and if the contents match, the test sequence is valid. The test sequence may also comprise a translated copy of the program hot path.

Syscall Mechanism For Processor To Processor Calls

US Patent:
2013015, Jun 20, 2013
Filed:
Dec 15, 2011
Appl. No.:
13/327443
Inventors:
Norman RUBIN - Cambridge MA,
Michael Mantor - Orlando FL,
Assignee:
Advanced Micro Devices, Inc. - Sunnyvale CA
International Classification:
G06T 1/00
US Classification:
345501
Abstract:
Provided is a method for processing system calls from a GPU to a CPU. The method includes a GPU storing a plurality of tasks in a memory, with each task representing a function to be performed on the CPU. The method also includes generating a CPU interrupt, and processing of the stored plurality of tasks by the CPU.

Control Flow-Based Approach In Implementing Exception Handling On A Graphics Processing Unit

US Patent:
2013015, Jun 20, 2013
Filed:
Dec 15, 2011
Appl. No.:
13/326587
Inventors:
Norman Rubin - Cambridge MA,
Gang Chen - Southborough MA,
Assignee:
ADVANCED MICRO DEVICES, INC. - Sunnyvale CA
International Classification:
G06F 9/38
US Classification:
712244, 712E0906
Abstract:
A function in source code is processed by a compiler for execution on a graphics processing unit, wherein the function includes an exception handling structure. An exception raising block is converted into a first control flow and an exception handler block is converted into a second control flow. The first control flow includes setting an exception raised indicator and finding an exception handler to process the raised exception. The exception raised indicator remains set until an appropriate exception handler is found. The second control flow includes clearing the exception raised indicator and processing the exception.

Isbn (Books And Publications)

Ship Modeler'S Shop Notes

Author:
Norman Rubin
ISBN #:
0960345612

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.