BackgroundCheck.run
Search For

Pei Hsing Luo, 57Austin, TX

Known as:
Pei H Luo Pei H Wang Peihsin Luo Hsing Luo Peu Luo Hsing Pei Hsing I G Luo Hsing Luo G
Related to:
Helen H Burrows 43

Pei Luo Phones & Addresses

Austin, TX   

Frisco, TX   

Plano, TX   

Irvine, CA   

Fremont, CA   

Hacienda Heights, CA   

Naperville, IL   

Downers Grove, IL   

La Puente, CA   

Chicago, IL   

Get Report
Control this profile

Mentions for Pei Hsing Luo

Pei Luo resumes & CV records

Resumes

Pei Luo Photo 12

Pei Qiong Luo

Pei Luo Photo 13

Pei Xia Luo

Pei Luo Photo 14

Analyst

Position:
Analyst at T. H. Advisors
Location:
New York, New York
Industry:
Financial Services
Work:
T. H. Advisors since Jan 2011
Analyst Citibank Jun 2008 - Jul 2008
Summer Intern
Education:
Washington University in St. Louis 2009 - 2010
Master of Science in Finance, Finance Washington University in St. Louis - Olin Business School 2009 - 2010
Zhejiang University 2005 - 2009
BA, Finance and Economics
Pei Luo Photo 15

Pei Luo

Publications & IP owners

Us Patents

Enhanced Scalar Vector Dual Pipeline Architecture With Cross Execution

US Patent:
2020026, Aug 20, 2020
Filed:
Feb 20, 2019
Appl. No.:
16/281054
Inventors:
- Nanjing, CN
Pingping Shao - San Jose CA, US
Pei Luo - San Jose CA, US
Assignee:
Nanjing Iluvatar CoreX Technology Co., Ltd. (DBA "Iluvatar CoreX Inc. Nanjing") - Nanjing
International Classification:
G06F 9/30
G06F 9/38
G06F 9/48
G06F 15/80
Abstract:
Embodiments of the invention may provide a technical solution by identifying a set of scalar and vector instructions. The set of scalar and vector instructions may be set to be executed in a kernel. A scalar instruction of the set of scalar and vector instructions is compared to a predefined set of scalar instructions. Based on the comparison, a secondary scalar pipeline is generated for the scalar instruction for processing. The remaining scalar instructions from the set of scalar and vector instructions is assigned to a first scalar pipeline. Vector instructions of the set of scalar and vector instructions are assigned to a vector pipeline.

Constant Scalar Register Architecture For Acceleration Of Delay Sensitive Algorithm

US Patent:
2020026, Aug 20, 2020
Filed:
Feb 20, 2019
Appl. No.:
16/281052
Inventors:
- Nanjing, CN
Pingping Shao - San Jose CA, US
Pei Luo - San Jose CA, US
Assignee:
Nanjing Iluvatar CoreX Technology Co., Ltd. (DBA “Iluvatar CoreX Inc. Nanjing”) - Nanjing
International Classification:
G06F 9/38
G06F 9/30
Abstract:
Embodiments of the invention provides a technical solution by modifying or changing unused scalar register to become constant scalar register. By using unused scalar register, aspects of the invention may decrease latency of scalar processing while decrease reiteration in the scalar processing. Embodiments of the invention further reduce the need for separate data store units, such as cache or other storage units.

Method For Physical Layer Security Protection Using Public Keys

US Patent:
2019014, May 16, 2019
Filed:
Jan 10, 2019
Appl. No.:
16/245009
Inventors:
Pei Luo - Carrollton TX, US
Ellen Liao - Hillsboro OR, US
Lu Lu - Hillsboro OR, US
Joonbeom Kim - Carrollton TX, US
International Classification:
H04W 12/04
H04W 12/00
H04W 72/04
H04W 76/27
H04W 8/22
H04L 9/08
H04L 1/00
Abstract:
Embodiments of a User Equipment (UE), Next Generation Node-B (gNB) and methods of communication are generally described herein. The UE may randomly select a private key of the UE. The UE may receive, from the gNB, control signaling that includes a public key of the gNB. The UE may generate a shuffling key based at least partly on a public function of the private key of the UE and the public key of the gNB. The UE may determine a random sequence of bits based on a random number generation operation with the shuffling key as a seed. The UE may determine, based on the random sequence of bits, a shuffling array for shuffling of coded bits. The UE may generate the coded bits, and may shuffle the coded bits in accordance with the shuffling array.

Possible Relatives

David S Luo  Dan Luo  Dennis E Luo  Disong X Luo  Dongqing B Luo  Eric C Luo  Feng Q Luo  Pei M Lam  Pei F Lee  Pei Li 

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.