Raymond K Chu, 74555 Pierce St, Berkeley, CA 94706

6446164, Sep 3, 2002

Mar 14, 1997

08/818060

De H. Nguyen - Milpitas CA
Raymond M. Chu - Saratoga CA

Integrated Device Technology, Inc. - Santa Clara CA

G06F 1200

711118, 711123, 711125, 711126, 714 30

A circuit and method for reading and writing to a microprocessors internal cache memory during a test mode of operation. During write accesses, an external data bus transmits to an internal data bus an address, cache tags and data in accordance with an external clock. During read accesses, the external data bus transmits an address and receives from the internal data bus data and cache tags. In one embodiment, during a write access, the external data bus is time-multiplexed to transmit an address, cache tags and data in two clock periods of the external clock the external data bus is time-multiplexed to transmit to the internal data bus an address in the first clock period of the external clock signal and to receive tag and data in the next successive clock periods of the external clock signal. In this embodiment, reserved pins are used to specify a cache access mode, including a test mode of operation. During the test mode, read and write buffers for the internal cache are deselected from the interal bus and the central processing unit of the microprocessor is stalled.

6748484, Jun 8, 2004

Aug 10, 2000

09/637131

Alex E. Henderson - Hillsborough CA
Walter E. Croft - San Mateo CA
Raymond M. Chu - Saratoga CA
Vishal Sarin - Santa Clara CA

Intel Corporation - Santa Clara CA

G06F 1200

711108, 711128, 711156, 365 49

A system and method for determining a best match from a plurality of matches received in response to a search input for an associative memory includes a priority field associated with each data item stored in the associative memory. The priority field corresponds to criteria that is used to order the priority of the data items in the associative memory. A match resolution circuit is coupled to receive match signals from an associative memory, such as a CAM, and the priority fields of the matching data items. The match resolution structure compares the priority fields of the matching data items to determine which data item has the highest priority. The match resolution structure indicates the data item with the highest priority in the priority field as the best match of the associative memory for the particular search input.

5838624, Nov 17, 1998

May 2, 1997

8/850902

David J. Pilling - Los Altos CA
Raymond M. Chu - Saratoga CA
Sik K. Lui - Sunnyvale CA

Integrated Device Technology, Inc. - Santa Clara CA

G11C 1716

3652257

A circuit improves the reliability of antifuses in certain types of systems by substantially eliminating the continuous undesirable applications of voltages across antifuse terminals. To accomplish this, an antifuse has applied across its two terminals a "reading" or "evaluation" voltage as required by the system operation for a single read or evaluation clock period (typically 5 ns to 30 ns in duration). The signal describing the state of the antifuse is then stored in a latch, register, or other suitable structure for subsequent sampling. In this manner, a low read current flows in the antifuse in response to the standard chip operating voltage for only a short period of time such as a single clock cycle. Thus, continuous voltages across the two terminals of the antifuse are avoided and an unprogrammed antifuse is not inadvertently programmed and a programmed antifuse is not inadvertently converted back to its high impedance state (i. e. "unprogrammed").

5808343, Sep 15, 1998

Sep 20, 1996

8/716961

David J. Pilling - Los Altos Hills CA
Raymond M. Chu - Saratoga CA

Integrated Device Technology, Inc. - Santa Clara CA

H01L 2362
H01L 2900

257358

Integrated circuit access times are reduced by an input structure in which input signals are routed through a low resistance path from the input pad directly to the interior of the integrated circuit without using an input driver.

5564052, Oct 8, 1996

Sep 7, 1994

8/303272

De H. Nguyen - Milpitas CA
Raymond M. Chu - Saratoga CA

Integrated Device Technology, Inc. - Santa Clara CA

G06F 132

395800

A method and structure for logically disconnecting an on-chip virtual-to-physical address translation unit from a microprocessor by holding the dynamic circuits of the translation unit in precharged state. In one embodiment, the method and structure provide a fixed remapping for the virtual address. A powering down of the translation unit effects power savings when the translation unit is not required.

5677888, Oct 14, 1997

Jun 6, 1995

8/473041

Sik K. Lui - Sunnyvale CA
Raymond M. Chu - Saratoga CA
David J. Pilling - Los Altos Hills CA

Integrated Device Technology, Inc. - Santa Clara CA

G11C 1716

3652257

An antifuse redundancy circuit operates with transparency to external circuitry and users. In one embodiment, an antifuse redundancy circuit incorporates two antifuses rather than one. The circuit is arranged so that both antifuses may be simultaneously programmed and read. If a single antifuse is programmed without programming the other antifuse, the antifuse redundancy circuit will register a programmed antifuse. Additionally, if a single programmed antifuse is unintentionally deprogrammed after both antifuses in the redundancy circuit have been programmed, the antifuse redundancy circuit will continue to register a programmed antifuse. The result is both an increase in manufacturing yield and an increase in the reliability of integrated circuits utilizing antifuses.

6130563, Oct 10, 2000

Sep 10, 1997

8/926822

David J. Pilling - Los Altos Hills CA
Raymond Chu - Saratoga CA

Integrated Device Technology, Inc. - Santa Clara CA

H03K 300

327111

An output driver circuit capable of driving its data output terminal to a digital logic level high, capable of driving its data output terminal to a digital logic level low, and capable of tristating its data output terminal has an output stage comprising a pullup transistor and a pulldown transistor. The two pullup and pull down transistors are coupled in series between two drive transistor circuits. In one aspect of the invention, the pullup and pulldown drive transistor circuits provide momentary low impedance connection of the pullup and pulldown transistors to the respective pullup and pulldown voltage sources during the initial switching waveforms of the digital signal. After the initial switching of the digital signal, the pullup and pulldown drive transistor circuits provide precise V. sub. OH and V. sub. OL voltage output levels and provide high impedance filtering of voltage supply line and ground line noise. In another aspect of the invention, the high frequency response of the output is enhanced by auxiliary pullup and pulldown drivers in parallel with the pullup and pulldown output transistors.

5514980, May 7, 1996

May 31, 1995

8/456991

David J. Pilling - Los Altos Hills CA
Raymond M. Chu - Saratoga CA
Sik K. Lui - Sunnyvale CA

Integrated Device Technology, Inc. - Santa Clara CA

H01H 3776

326 38

A high resolution sense amplifier and method for sensing the state of antifuses in an integrated circuit is capable of correctly reading even a defectively programmed antifuse having a resistance of up to 20 K. OMEGA. as being programmed. The sense amplifier reads two antifuses at each programmable location, and correctly reads that location as being programmed if either or both of the antifuses at that location have been blown.