BackgroundCheck.run
Search For

Ronnie A Bean, 542000 Parris Dr, Lenoir City, TN 37772

Ronnie Bean Phones & Addresses

2000 Parris Dr, Lenoir City, TN 37772    865-6358239   

Lynchburg, VA   

Tucson, AZ   

211 Sandpiper Rd, Brandon, MS 39047    601-9190031   

Corvallis, OR   

Knoxville, TN   

Baton Rouge, LA   

Prairieville, LA   

Jackson, MS   

Social networks

Ronnie A Bean

Linkedin

Work

Position: Professional/Technical

Education

Degree: Graduate or professional degree

Mentions for Ronnie A Bean

Career records & work history

License Records

Ronnie Antone Bean Jr.

Address:
211 Sandpiper Rd, Brandon, MS 39047
Licenses:
License #: EI.0015061 - Active
Category: Civil Engineer
Issued Date: Jun 15, 1993
Expiration Date: Sep 30, 2017

Ronnie Bean resumes & CV records

Resumes

Ronnie Bean Photo 31

Ronnie Bean

Publications & IP owners

Wikipedia

Ronnie Bean Photo 32

R Bean

Ronald Clarence Bean, known as Ron Bean (November 4, 1938April 19, 2005), was a Republican state senator from Shreveport, Louisiana, between 1992 ...

Us Patents

Three-Step Ramped Reference To Reduce Popping Noises On Audio Circuit

US Patent:
6775387, Aug 10, 2004
Filed:
Nov 30, 1999
Appl. No.:
09/452035
Inventors:
Daniel A. Mavencamp - Brandon MS
Ronnie Bean - Brandon MS
Tim Colvin - Ridgeland MS
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H04B 1500
US Classification:
381120, 381 945, 381 941, 381123, 381104, 51127
Abstract:
Provided is a method ( ) and audio circuit ( ) for reducing popping noise in a load ( ) connected to the audio circuit, especially during audio circuit start-up. The method applies a time varying voltage ( ) to the load that has a smooth, S-shaped curve when plotted over time. The device include an integrated circuit (IC) set as a channel block ( ), a load connected between the channel block and ground, a bypass control ( ) connected to the channel block for producing a controlled ground reference voltage having an S-shaped curve to the channel block, a shunt control ( ) controlling the voltage delivered across the load, and a ground capacitor ( ) coupled between the bypass control and ground. The channel block typically includes an amplifier which supplies the output voltage across the load. The bypass circuit generally includes a bypass generator and a transistor selectively providing a charge to the ground capacitor.

Audio Amplifier And Methods Of Generating Audio Signals

US Patent:
7633336, Dec 15, 2009
Filed:
Aug 24, 2007
Appl. No.:
11/844860
Inventors:
Ronnie A. Bean - Brandon MS, US
David J. Baldwin - Allen TX, US
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H03F 3/38
US Classification:
330 10
Abstract:
Audio amplifiers and methods of generating audio signals are disclosed. A disclosed example amplifier comprises a first driver to receive a first signal; a second driver to receive a second signal; a configurable signal delivery circuit; and a mode selector in communication with the first and second drivers to selectively configure the signal delivery circuit in a voltage boost mode or a voltage buck-boost mode based on a characteristic of the input signal.

Feedback Controlled Power Limiting For Signal Amplifiers

US Patent:
7733174, Jun 8, 2010
Filed:
Oct 17, 2008
Appl. No.:
12/253764
Inventors:
Arun Kumar Sharma - Dallas TX, US
Ryan Erik Lind - Knoxville TN, US
Ronnie A. Bean - Brandon MS, US
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H03F 1/36
US Classification:
330110, 330311
Abstract:
An apparatus is provided. The apparatus includes an amplifier, differential amplifiers, and FETs. The amplifier has an intermediate node and an output node, and the amplifier is adapted to receive an audio signal. Each differential amplifier amplifies the difference between an output voltage from the output node with a reference voltages. The FETs are coupled in series with one another between a first and a second voltage, and each FET receives an output from at least one of the differential amplifiers. Additionally, the intermediate node is coupled to a node between at least two FETs.

Buck-Boost Voltage Converter

US Patent:
2021033, Oct 28, 2021
Filed:
Apr 27, 2020
Appl. No.:
16/859467
Inventors:
- DALLAS TX, US
RONNIE ANTONE BEAN - LENOIR CITY TN, US
BENJAMIN MCCUE - CLINTON TN, US
RYAN ERIK LIND - KNOXVILLE TN, US
International Classification:
H02M 3/158
H02M 1/08
Abstract:
In some examples, a converter circuit can be configured to operate in a buck-boost mode. The converter circuit can include a ramp generator that can be configured to generate first and second ramp signals that at least partially overlap respective portions of a buck-boost region during each intermediate clock cycle between clock cycles of a clock signal. By generating the first and second ramp signals during each intermediate clock cycle, first and second drivers can be provided to toggle switches of a power stage, such that an output voltage provided by the power stage can be averaged out over clock cycles of the clock signal to allow for a gradual transition between buck and boost modes of operation of the converter circuit. In some examples, the converter circuit can be configured to operate in a test mode and can be configured to implement trimming of a ramp signal.

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.