BackgroundCheck.run
Search For

Travis Nelson Blalock, 633420 Horseshoe Bend Rd, Charlottesville, VA 22901

Travis Blalock Phones & Addresses

3085 Beau Mont Farm Rd, Charlottesvle, VA 22901    434-2965779   

2175 Pantops Ctr, Charlottesville, VA 22911    434-2965779    804-2965779   

Santa Clara, CA   

Knoxville, TN   

3085 Beau Mont Farm Rd, Charlottesville, VA 22901    434-9601902   

Social networks

Travis Nelson Blalock

Linkedin

Work

Position: Professional/Technical

Education

Degree: Graduate or professional degree

Emails

Industries

Research

Mentions for Travis Nelson Blalock

Career records & work history

Medicine Doctors

Travis Blalock Photo 1

Travis W Blalock

Specialties:
Dermatology
Education:
Mercer University (2007)

Travis Blalock resumes & CV records

Resumes

Travis Blalock Photo 26

Travis Blalock

Location:
Charlottesville, VA
Industry:
Research

Publications & IP owners

Us Patents

System And Method For On-Chip Calibration Of Illumination Sources For An Integrated Circuit Display

US Patent:
6344641, Feb 5, 2002
Filed:
Aug 11, 1999
Appl. No.:
09/372359
Inventors:
Travis N. Blalock - Charlottesville VA
Ken A. Nishimura - Fremont CA
Assignee:
Agilent Technologies, Inc. - Palo Alto CA
International Classification:
G01J 132
US Classification:
250205, 315156, 327514
Abstract:
An on-chip system and method for calibrating an illumination source includes a photo-detector and intensity sense and control circuitry resident on an integrated circuit. The integrated circuit is illuminated by an illumination source, which impinges upon the photo-detector. The intensity sense and control circuitry receives the measured intensity value of the illumination source and compares the measured intensity to a predetermined value representing the desired intensity. Subject to a range of operation, the intensity sense and control circuitry adjusts the intensity of the illumination source based upon the difference between the measured illumination intensity and the desired illumination intensity.

Pixel Driver That Generates, In Response To A Digital Input Value, A Pixel Drive Signal Having A Duty Cycle That Determines The Apparent Brightness Of The Pixel

US Patent:
6441829, Aug 27, 2002
Filed:
Nov 18, 1999
Appl. No.:
09/409236
Inventors:
Travis N. Blalock - Charlottesville VA
Ken Nishimura - Fremont CA
Assignee:
Agilent Technologies, Inc. - Palo Alto CA
International Classification:
G09G 500
US Classification:
345690, 345 99, 345100, 341141
Abstract:
A digital pixel driver that operates in response to an M-bit digital input value defining the apparent brightness of the pixel. The pixel driver generates a pixel drive signal having a duty cycle that sets the apparent brightness of the pixel. The pixel driver comprises a memory, a digital sequence generator and a comparator. The memory receives and stores an N-bit word that represents the digital input value. The digital sequence generator generates a digital sequence of P-bit digital values that defines the temporal duration of the pixel drive signal and includes a first P-bit word that represents at least part of the digital input value at a location temporally corresponding to the duty cycle of the pixel drive signal as defined by the at least part of the digital input value. The comparator is connected to receive the digital sequence from the digital sequence generator and a second P-bit word from the memory. The second P-bit word constitutes at least part of the N-bit word.

Apparatus And Method For Protecting Integrated Circuit Charge Storage Elements From Photo-Induced Currents

US Patent:
6586283, Jul 1, 2003
Filed:
Mar 30, 2000
Appl. No.:
09/539490
Inventors:
John J. Corcoran - Portola Valley CA
Travis N. Blalock - Charlottesville VA
Paul J. Vande Voorde - San Mateo CA
Thomas A. Knotts - Palo Alto CA
Neela B. Gaddis - Saratoga CA
Assignee:
Agilent Technologies, Inc. - Palo Alto CA
International Classification:
H01L 31332
US Classification:
438140, 438 48, 438570, 438454
Abstract:
An apparatus and a method for protecting charge storage elements from photo-induced currents in silicon integrated circuits are provided. In order to protect against photo-induced currents that are generated outside the storage node circuits themselves, an n-well guard ring is placed as closely as possible to the transistors and other elements in the storage node circuits. As a result there is a minimum of exposed silicon area in which light can produce current in areas next to the storage node circuits, and the n-well guard ring captures photo-induced currents that are generated outside the storage node circuits. In order to protect against the photo-induced currents that are generated inside the storage node circuits, an aluminum interconnect layer is placed on top of the storage node circuit, separated by an insulating layer of silicon dioxide. This creates a shield against the light and protects the storage node circuit by reflecting light away.

Gamma Correction For Displays

US Patent:
6700561, Mar 2, 2004
Filed:
Oct 31, 2000
Appl. No.:
09/703418
Inventors:
Douglas Sojourner - Fremont CA
Jeanne M Hermsen - Corvallis OR
Xuemei Zhang - Mountain View CA
Travis N Blalock - Charlottesville VA
Assignee:
Agilent Technologies, Inc. - Palo Alto CA
International Classification:
G09G 336
US Classification:
345 97, 345 89, 345 99, 345204
Abstract:
A system and method for using gamma correction in a ferroelectric liquid crystal (FLC) display uses a reduced number of different increment values for generating a Vramp signal for the FLC display without noticeably increasing error. The increment values are based upon an inverse gamma curve having a selected gamma value. Using linear interpolation, the increment values are calculated with more increment values being calculated for the beginning of the curve than the flatter end portion of the curve. In addition, an illumination period and a balance period are used so that each pixel of the FLC display is on and off for the same amount of time. As a result, the average voltage across the FLC material is 0V.

Electro-Optical Material-Based Grey Scale Generating Method

US Patent:
6795064, Sep 21, 2004
Filed:
Sep 7, 2001
Appl. No.:
09/948732
Inventors:
Richard C. Walker - Palo Alto CA
Travis N. Blalock - Santa Clara CA
Neela B. Gaddis - Saratoga CA
Assignee:
Agilent Technologies, Inc. - Palo Alto CA
International Classification:
G09G 336
US Classification:
345204, 345 98, 345100
Abstract:
A grey scale is generated by modulating light in response to an information signal using an electro-optical material. An analog sample is derived from the information signal, a drive signal is generated in response to the analog sample and the drive signal is applied to the electro-optical material. The drive signal has a sequence of a first temporal portion and a second temporal portion. The first temporal portion has a temporal duration that has a pre-determined relationship to the analog sample, and the second temporal portion is the temporal complement of the first temporal portion.

High Sensitivity Infrared Sensing Apparatus And Related Method Thereof

US Patent:
6900440, May 31, 2005
Filed:
Feb 26, 2001
Appl. No.:
10/204676
Inventors:
Michael L. Reed - Charlottesville VA, US
Travis N. Blalock - Charlottesville VA, US
Assignee:
University of Virginia Patent Foundation - Charlottesville VA
International Classification:
G01J005/06
US Classification:
2503381, 250332
Abstract:
The infrared (IR) sensing apparatus () and related method achieves improvement over traditional infrared sensors by levitating or suspending the IR platform () to reduce the loss of IR energy, which normally dissipates in the form of heat. The levitating IR sensitive platform () of the present invention has no contact with the substrate () during energy absorption, thus eliminating a substantial disadvantage existing in the conventional systems proposed heretofore.

System And Method For Multiplexing Illumination In Combined Finger Recognition And Finger Navigation Module

US Patent:
7158659, Jan 2, 2007
Filed:
Apr 18, 2003
Appl. No.:
10/418968
Inventors:
Izhak Baharav - San Jose CA, US
Travis N. Blalock - Charlottesville VA, US
Akihiro Machida - Cupertino CA, US
George E. Smith - Cupertino CA, US
Jin Kiong Ang - Penang, MY
Assignee:
Avago Technologies ECBU IP (Singapore) Pte. Ltd. - Singapore
International Classification:
G06K 7/00
G06K 9/00
G06K 9/20
US Classification:
382124, 382312
Abstract:
An apparatus for imaging a fingerprint operates in a selected mode to provide a finger recognition and/or a finger navigation application. At least one light source illuminates at least one partition of a finger interface upon which a user places a finger (or thumb). Light reflected from the finger is captured by at least one image sensing region aligned to receive reflected light emitted from the illuminating light source(s). The illuminating light sources are selected depending on the selected mode of operation to illuminate only those partitions of the finger interface necessary for operation of the selected mode.

Imaging System And Apparatus For Combining Finger Recognition And Finger Navigation

US Patent:
7274808, Sep 25, 2007
Filed:
Apr 18, 2003
Appl. No.:
10/419226
Inventors:
Izhak Baharav - San Jose CA, US
Travis N. Blalock - Charlottesville VA, US
Akihiro Machida - Cupertino CA, US
George E. Smith - Cupertino CA, US
Jin Kiong Ang - Penang, MY
Assignee:
Avago Technologies ECBU IP (Singapore)PTE Ltd - Singapore
International Classification:
G06K 9/00
G06K 9/20
US Classification:
382124, 382187, 382312
Abstract:
An imaging system for imaging a fingerprint operates in at least two different modes to provide both finger recognition and finger navigation applications. A light source illuminates a swipe interface having an elongated sensing area upon which a user swipes a finger. Light reflected from the finger is captured by an optical image sensor as image data representing a sequence of images resulting from motion of the digit over the sensing area of the swipe interface. The captured image data is output by the optical image sensor for processing of the data in one of the at least two different modes.

Isbn (Books And Publications)

Microelectronic Circuit Design

Author:
Travis N. Blalock
ISBN #:
0072320990

Microelectronic Circuit Design

Author:
Travis N. Blalock
ISBN #:
0072505036

Microelectronic Circuit Design

Author:
Travis N. Blalock
ISBN #:
0073309486

NOTICE: You may not use BackgroundCheck or the information it provides to make decisions about employment, credit, housing or any other purpose that would require Fair Credit Reporting Act (FCRA) compliance. BackgroundCheck is not a Consumer Reporting Agency (CRA) as defined by the FCRA and does not provide consumer reports.