William L Macgregor, 8245 E Plain St, Wayland, MA 01778

3932816, Jan 13, 1976

Dec 13, 1974

5/532670

William W. MacGregor - Wellesley Hills MA

Honeywell Information Systems, Inc. - Waltham MA

H03K 117
H03B 536

328 61

Apparatus for selectively producing at a single output terminal one of a plurality of pulse repetition frequencies (PRF) in response to a set of control signals. After decoding the control signals, the apparatus contains networks for delaying and gating affected clock drive pulse repetition frequencies. Apparatus output is a train of pulses whose PRF varies from time to time, but within a relatively narrow spectrum, under control of the decoded control signals. Such output signals are particularly useful for driving logical components in a computer system with highly specialized and sensitive system specifications.

4134073, Jan 9, 1979

Jul 12, 1976

5/704219

William W. MacGregor - Wellesley MA

Honeywell Information Systems Inc. - Waltham MA

H03K 117
H03K 5159

328 63

A clock cycle is provided by a delay device, the output of which is coupled via an inverter to the input thereof, which inverter is combined in a gate structure so as to enable such clock cycle and derivative clock pulses coupled to be generated as a signal passes through the delay device. The gate structure is coupled to receive a so-called stall signal inhibiting the clock system from generating an output. The stall signal so inhibits such clock system only after the present clock cycle is completed. Further, the gate structure is coupled so that a stall signal received and then cleared before the end of the clock cycle will have no effect on the system. The system also responds to a removal or clearing of a stall signal by immediately beginning another clock cycle after the relatively insignificant delay introduced by the gate structure.